

EEL 4746: Microprocessor-based System Design

Chapter 9: Computer Memory

Dr. Ming Yu

Dept. of ECE

FAMU-FSU College of Engineering

Fall 2006

11/16/2006

1

Table of Contents

1. Introduction
2. Computer Types and Memory Maps
3. Semiconductor RAM
4. ROM Memory
5. Memory Timing Requirements
6. Putting It All Together
7. Chapter Summary

11/16/2006

2

9.1 Introduction

- All computers have both RAM and ROM
- RAM: random access memory
 - The semiconductor RAM is volatile: anything stored in memory is lost when the power is removed!
- ROM: read only memory
 - Once it is programmed, either at the IC factory as part of the manufacturing process, or in the field, for field-programmable devices, it can only be read!
 - ROM is nonvolatile

11/16/2006

3

RAM and ROM

- RAM:
 - For variable information
 - Can be data used by the programs
 - Can also be the programs themselves in general purpose systems
- ROM:
 - For constant information that must be retained while the power is disconnected
 - For the program in specific application systems
 - For “boot-up” programs for general-purpose systems when turning on power or reset
- The amount of RAM and ROM depends on the type of system

11/16/2006

4

DRAM and SRAM

- **DRAM** is a type of RAM that stores each bit of data in a separate capacitor
- As real-world capacitors are not ideal and hence leak electrons, the information eventually fades
 - unless the capacitor charge is refreshed periodically.
 - Because of this refresh requirement, it is a *dynamic* memory as opposed to **SRAM** and other *static* memory.
- Advantage:
 - DRAM: one transistor and a capacitor are required per bit
 - SRAM: six transistors
 - This allows DRAM to reach very high density.
- Since DRAM loses its data when the power supply is removed, it is in the class of *volatile* memory devices.

11/16/2006

5

EEPROM

- **EEPROM**: electrically erasable programmable ROM, is a non-volatile storage chip used in computers and other devices to store small amounts of volatile (configuration) data.
 - The main advantage of EEPROMs over EPROMs is that they are erased *electrically* instead of by *ultraviolet* light; this is faster and can be done in-circuit.
 - While RAM has no limitations on rewrites to memory, EEPROMs are limited in that repeated write and erase cycles eventually damage the thin insulating layer, a process called '*wear out*'.
- **SEEPROM**: serial EEPROM, is an EEPROM chip that uses a serial interface to the circuit board.

11/16/2006

6


Flash Memory

- A non-volatile memory that can be electrically erased and reprogrammed
 - Unlike EEPROM, it is erased and programmed in blocks consisting of multiple locations (in early flash the entire chip had to be erased at once).
 - Flash memory stores information in an array of **floating gate transistors**, called "**cells**", each of which traditionally stores **1 bit** of information.
 - **multi-level cell devices**, can store more than 1 bit per cell, by using more than two levels of electrical charge, placed on the floating gate of a cell.
- In **NOR flash**, each cell looks similar to a standard **MOSFET**, except that it has two gates instead of just one:
 - One is **control gate** (CG) like in other MOS transistors
 - Another is **floating gate** (FG) that is insulated all around by an oxide layer
 - The FG is between the CG and the substrate
 - Because the FG is isolated by its insulating oxide layer, any **electrons** placed on it get trapped there and thus store the information
- **NAND Flash** uses **tunnel injection** for writing and **tunnel release** for erasing. NAND flash memory forms the core of the removable USB interface storage devices known as USB flash drives.

11/16/2006

7

BJT (Bipolar Junction Transistor)



PNP BJT

NPN BJT

$$\alpha_T = \frac{I_{Cp}}{I_{Ep}} \quad (\text{pnp device})$$

$$\beta_F = \frac{I_C}{I_B}$$

$$\beta_F = \frac{\alpha_F}{1 - \alpha_F}$$

A BJT consists of three differently **doped** semiconductor regions, the **emitter** region, the **base** region and the **collector** region. These regions are, respectively, **p** type, **n** type and **p** type in a **PNP**, and **n** type, **p** type and **n** type in a **NPN** transistor. Each semiconductor region is connected to a terminal, appropriately labeled: **emitter** (E), **base** (B) and **collector** (C).



11/16/2006

8

CMOS

- **Complementary metal-oxide-semiconductor (CMOS)** is a major class of ICs.
- Also explained as **complementary-symmetry metal-oxide-semiconductor**: the design uses complementary and symmetrical pairs of p-type and n-type **MOSFET** transistors for logic functions.
- **CMOS logic** uses a combination of p-type and n-type **metal-oxide-semiconductor field-effect transistors (MOSFETs)** to implement **logic gates** and other **digital circuits**.
- As an example, shown on the right is a **circuit diagram** of a **NAND** gate in CMOS logic. If both of the A and B inputs are high, then: both the n-type transistors (bottom half of the diagram) will conduct, neither of the p-type transistors (top half) will conduct, and a conductive path will be established between the output and Vss, bringing the output low. If either of the A or B inputs is low, one of the n-type transistors will not conduct, one of the p-type transistors will, and a conductive path will be established between the output and Vdd, bringing the output high

Static CMOS Inverter




NAND gate in CMOS logic

11/16/2006

9

Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)



Cross Section of an NMOS

- If the MOSFET is an N-Channel or nMOS FET, then the source and drain are 'N+' regions and the body is a 'P' region. When a positive gate-source voltage is applied, it creates an *N-channel* at the surface of the P region, just under the oxide. This channel spreads from the source to the drain and provides conductivity of the transistor. When zero or negative voltage is applied between gate and source, the channel disappears and no current can flow between the source and the drain.
- If the MOSFET is an P-Channel or pMOS FET, then the source and drain are 'P+' regions and the body is a 'N' region. When a negative gate-source voltage (positive source-gate) is applied, it creates a *P-channel* at the surface of the N region, just under the oxide. This channel spreads from the source to the drain and provides conductivity of the transistor. When no or a positive voltage is applied between gate and body, the channel disappears and no current can flow between the source and the drain

11/16/2006

10


9.2 Computer Types and Memory Maps

- General purpose systems (multiple applications)
 - Use ROM for the basic I/O software and large amounts of RAM for programs and data
 - Application programs are loaded into RAM from the disk by **disk operating system (DOS)**
 - Firmware is in ROM, such as basic I/O software (BIOS)
 - Bootstrapping: BIOS loads the OS from the disk before other programs are executed

11/16/2006

11


Figure 9-1 General-purpose computer system.



11/16/2006

12

Figure 9-2 General-purpose system memory map.



Most of the memory is RAM used for the OS resident code and for application programs

11/16/2006

13


Dedicated-application systems

- Designed to do some particular job or jobs
 - Contain the **least amount of hardware** to accomplish the job at the least cost
 - Unless it is part of the application, there is little or no human-oriented I/O such as display, keyboard, etc.
 - The program is kept in ROM. There is no disk system from which the program can be loaded
 - Only **data variables and the stack** are kept in RAM
- A dedicated-application system contains
 - much **more ROM** for the program and
 - **less RAM** for data storage than general purpose computers

11/16/2006

14


Figure 9-3 Dedicated-application system.



11/16/2006

15

Figure 9-4 Dedicated system memory map.



The entire memory map does not have to be filled
Memory addresses not used become "don't cares"

11/16/2006

16

9.3 Semiconductor RAM


- RAM chip consists of
 - An array of memory cells
 - a decoder for addressing particular cell, and
 - signals to control the direction of data flow
- Memory Cell Types
- Static RAM chips
- Dynamic Memory
- DRAM Refresh
- Pseudostatic RAM

11/16/2006

17

Figure 9-5 One bit of the $2^N \times 1$ bit memory.

The N-bit address selects 1 of 2^N memory cells



controls whether the memory cell is being read from or written to

\overline{CE} (chip enable) or \overline{CS} (chip select) is derived by decoding the rest of the address bus

11/16/2006

18

Figure 9-5 One bit of the $2^N \times 1$ bit memory.





Figure 9-6 32 x 32 bit RAM array.




Memory Cell Types

- Two kinds of memory cells: static memory and dynamic memory
- A static memory cell is a flip-flop
 - The transistors could be bipolar, as shown, or MOS devices.
- A dynamic memory cell is a capacitor

11/16/2006

21

Figure 9-7 Static RAM (SRAM) cell.



WRITE:
asserting the ROW_SELECT and driving either C or C' to set Q1 or Q1' depending on whether a **0** or **1** is to be stored.

When ROW_SELECT is high and Q1 is on, D1 and D1' isolate the cell from the column lines C and C', the row is not selected. Current flows through R1 and R2, make voltage at A higher than line C. Q1' is off, make the voltage at A' higher than C'.


READ:
When the cell is selected, ROW_SELECT is low, A becomes lower than C, current flows in D1 from C. This current flow could signify a logic **1** stored in the cell. A logic **0** is stored by turning Q1 off and Q1' on.

When ROW_SELECT is asserted, C will not have current flow and C' will.

11/16/2006

22

Figure 9-8 Dynamic RAM (DRAM) cell.



Dynamic memory cell: is a capacitor where the absence or presence of charge denotes a stored one or zero

Problem: the charge stored on the capacitor leaks away to the substrate

Solution: the dynamic memory must be refreshed at periodic intervals by activating the ROW_SELECT line while holding all column lines at a particular voltage level. All cells in the row can have the capacitor's charge (or lack of charge) refreshed at once.

11/16/2006

23


Static RAM Chips

- Static RAM (SRAM)
 - consists of arrays of flip-flops
 - SRAM has lower bit density and thus
 - lower storage capabilities than DRAM
 - simpler to use: no need to be refreshed.

11/16/2006

24

Figure 9-9 Motorola MCM6064 SRAM (reprinted with permission of Motorola Corp.).



11/16/2006

25


Dynamic Memory

- See an example:
 - The chip has 10 address bits
 - Separate data-in and data-out pins
 - A write enable: **W**
 - Two other control signals:
 - Row address strobe: **RAS**
 - Column address strobe: **CAS**
 - Control the multiplexing of the two 10-bit address fields that make up the full 20-bit address required for the 1M bits.

11/16/2006

26

Figure 9-10 Intel 1,048,576 x 1-bit dynamic RAM
(reprinted with permission of Intel Corp.).



11/16/2006

27

DRAM Refresh

- The DRAM memory cell requires a periodic refresh operation
 - The refresh timing depends on the manufacturer and the chip, typically 2 ~ 4 ms.
- Refresh methods
 - RAS-only refresh:
 - The row addresses are strobed by asserting RAS while CAS is held high
 - The cycle must be repeated for every row address
 - CAS-before-RAS refresh:
 - If CAS is held low a specific time before RAS is asserted, on-chip refresh circuitry automatically furnishes the refresh address.
 - Eliminates the need for external refresh addresses
 - This method takes slightly longer than RAS-only refresh
 - Hidden refresh
 - This refresh is done while maintaining the latest valid data at the output and extending CAS and cycling RAS
- DRAM controller:
 - used for refreshing DRAM
 - interfaces the DRAM chips to the system bus and handle all refresh operations automatically

11/16/2006

28

Pseudostatic RAM

- Pseudostatic RAM is dynamic RAM with on-chip refresh circuitry
 - Combines the high storage capacity of DRAM and ease of use of SRAM
 - Dynamic storage cells are used and on-chip refresh circuitry is included so that the devices appears to be the user as SRAM
- To avoid conflict when the system attempts to access the memory while an internal refresh is taking place:
 - Two strategies:
 - A separate pin may be included to tell the RAM when it can execute a refresh cycle without conflicting with an external access request. External logic can pulse this input to refresh the chip.
 - A “ready” or “wait” output from the RAM may be used for handshaking in a system where “wait state” can be generated.

11/16/2006

29


9.4 ROM Memory

- Mask programmable ROMs
 - The system designer decides what is to go into the ROM and then specifies the *mask* used by the manufacturer
- Field programmable, called programmable ROM
 - UV-erasable PROMs (EPROMs)
 - One-time programmable EPROMs
 - Fusible-link PROMs
 - Electrically-erasable PROM (EEPROM)
- The least expensive ROM for large production runs is mask programmed at the factory
- For system development and small production runs, field programmable ROMs are preferred.

11/16/2006

30

Figure 9-11 ROM cell. (Mask PROM Cell)



The binary information is represented by the presence or absence of the gate on the MOS transistor.

Activating the word line put a **1** or a **0** on the bit line.

11/16/2006

31


PROM

- Two categories: erasable and nonerasable
- Two types of erasable PROMs:
 - (ultraviolet) UV-erasable EPROM
 - electrically-erasable EEPROM
 - also called electrically-alterable, EAPROM.
- PROM programmer
 - To change the state of the gate, electrons are either injected an avalanche mechanism into the silicon floating gate or not.
- PROM eraser
 - This disperses any charges stored in the floating gate back into the substrate and erase the memory

11/16/2006

32


Figure 9-12 EPROM storage cell.



11/16/2006

33

Figure 9-13 Fusible-link ROM.



Fusible-link ROMs may be programmed once.
 A bipolar transistor connects the word line to the bit line through the polycrystalline fuse.

11/16/2006

34


Nonvolatile RAM – EEPROM, FLASH, and NVRAM

- EEPROM
- Flash memory
- NVRAM: shadow RAM or nonvolatile RAM
 - NVRAM is a standard RAM cell and one EEPROM cell for each memory location.
 - The RAM is read and write at full speed
 - No limit on the number of read/write cycles.

11/16/2006

35

Figure 9-14 Electrically erasable PROM.



EEPROM can be erased and reprogrammed without having to be removed from the circuit

11/16/2006

36


9.5 Memory Timing Requirements

- Must consider the timing requirements of both the CPU and the memory
 - CPU controls the information transfer in the system
 - Generates the control signals, such READ/ WRITE, and, in the absence of a handshaking signal such as WAIT or READY, takes data from or puts data on the bus at specific times,
 - The CPU clock controls the overall timing,
 - A processor may use more clock cycles for each read or write cycle.

11/16/2006

37

Typical CPU Read Cycles



t_{CYC}: cycle time, the total time to complete a read or write cycle.

t_{AD}: address delay, the delay from the start of the write or read cycle until the address appears on the external address bus. This delay accounts for multiplexing and other CPU-generated delays.

t_{AV}: address valid, the time that the address is valid on the external address bus. The CPU takes it away or changes it at the end of write or read cycle.

t_{RED}: read enable delay, the delay from the start of the read cycle until the read enable signal is asserted. This is found in CPUs that have separate READ and WRITE control signals.


t_{RE}: read enable pulse length, the duration of the READ signal.

t_{RDD}: read data delay, the CPU waits for this time before it reads the data from the data bus.

t_{RDS}: read data setup, the time the data must be valid before they are read by the CPU.

t_{RDH}: read data hold, the CPU may require the data to be held after it reads them.

Typical CPU Write Cycles



t_WDD, write data delay, the CPU waits for this time before it places the data to be written to memory on the data bus.

t_WDV, write data valid, the time the CPU keeps the data on the data bus.

t_WED, write enable delay, the CPU waits for this time before it asserts the write enable signal.

t_WE, write enable pulse length, the duration of the WRITE signal.

t_WDH, write data hold, the time the CPU holds the data bus after de-asserting the write enable signal.

11/16/2006

39

Table 9-6: Timing Specifications for Motorola MC68HC11A8

Symbol	Parameter	2 MHz Clock (ns)
t_CYC	Cycle time	500
t_AD	Address delay	123
t_AV	Address valid	379
t_RED	Read enable delay	247
t_RE	Read enable pulse length	222
t_RDD	Read data delay	469
t_RDS	Read data setup	30
t_RDH	Read data hold	30

t_WED	Write enable delay	133
t_WE	Write enable pulse length	389
t_WDD	Write data delay	375
t_WDV	Write data valid	147
t_WDH	Write data hold	0

11/16/2006

40


Memory Read and Write Cycles

- Important times for reading data
 - **t_{RC}: the memory cycle time**, is the minimum time that the address must be stable (unchanging) at the chip.
 - **t_{AA}: the address access time**, is the maximum time required by the memory before the data are available.
- Important time for writing data
 - **t_{WC}, the write cycle time**, a minimum time that the address must be present and stable at the chip.
 - For some memories, the chip select signal must go low at least **t_{CW} (chip selection to the end of write)** ns before the time the CPU takes the data away.
 - In other memories, **t_{CW}** is not an important parameter.
 - The write enable signal, **WRITE**, may be asserted **t_{AS}** (address setup time) after the address are valid.
 - The data being written into the memory must be valid at least **t_{WDS} (write data setup)** ns and
 - must be held for **the data hold time, t_{WDHE}**, after the **WRITE** goes high.

11/16/2006

41

Memory Read Cycles



11/16/2006

t_{RC}: read cycle, this is the total time for the read cycle.

t_{ACS}: chip select access, the maximum time required by the memory for the **CS** to be asserted before the data are available.

t_{AA}: address access, this is the maximum time required by the memory for the address to be presented before the data are available.


t_{RDHA}: read data hold after address, the time the memory may hold the data at the output after the address is changed.

t_{RDHC}: read data hold after chip select, the minimum time the chip will hold the data after being-deselected.

t_{OE}: output enable access, on chips that have an output enable, this parameter gives the maximum time for the chip to respond with the data.

t_{OHZ}: output enable to output high Z, on chips that have an output enable, this parameter specifies the time the data will remain valid before going into three-state (high impedance).

Memory Write Cycles



t_{WC}: write cycle. The minimum total time required by the memory to complete a write cycle. This may or may not be the same as the read cycle time **t_{RC}**.

t_{CW}: chip select to end of write. The minimum time the **CS** signal must be asserted.

t_{AS}: address setup. The minimum time the address must be valid before the **WRITE** signal is asserted.

t_{MWE}: write enable. The minimum time **WRITE** must be asserted.

t_{AW}: address valid to end of write. The minimum time the address must be valid.

t_{WDS}: write data setup. The minimum time the data must be valid before the end of write enable.

t_{WDHE}: write data hold after enable. The minimum time the data must be valid after the **WRITE** signal is de-asserted.

11/16/2006

43

Table 9-7: MCM6064-12 Timing

Read Cycle

Symbol	Parameter	ns	
		Min	Max
t_{RC}	Read cycle time	120	
t_{ACS}	CS access time		120
t_{AA}	Addr access time		120
t_{RDHA}	Read data hold after address	10	
t_{RDHC}	Read data hold after CS	10	
t_{OE}	Output enable access time		40
t_{OHZ}	Output enable to output high Z		40

Write Cycle

Symbol	Parameter	ns	
		Min	Max
t_{WC}	Write cycle time	120	
t_{CW}	CS to end of write	NA	
t_{AS}	Address setup time	0	
t_{MWE}	write enable width	60	
t_{AW}	Address valid to end of write	85	
t_{WDS}	Write data setup	50	
t_{WDHE}	Write data hold time	0	

11/16/2006

44


9.6 Putting It All Together

- In a system with buffers and other logic, there is a gap between the time when signals are generated by CPU and when they arrive at the memory.
- For example:
 - The address delay, t_{AD} , is the delay from the start of the memory cycle to the time the address latch enable, **ALE**, strobes the address into the latch.
 - The actual time the memory receives the address will be delayed by the propagation time of the latch, t_{PL} , and address bus buffers, t_{PADR} .
 - Similarly, the time at which the **CS** signal is asserted will be delayed by the propagation time of the address decoder, t_{PDEC} .
 - In some systems, there may be bidirectional data bus buffers between the memory and the data bus. This causes a delay between the output of the data from the memory and when the data arrive at the CPU.

11/16/2006

45

Figure 9-18 CPU - memory interface.



t_{PL} : propagation time for the address latch.

t_{PADR} : address buffer propagation time.

t_{PDEC} : address decoder propagation time.

t_{PW} : logic propagation time for a write control signal.

t_{PR} : logic propagation time for a read control signal.

A CPU with a multiplexed address bus and static memory

11/16/2006

46

Principles of data exchange

- The CPU clock controls the overall timing
- CPU controls the information transfer in the system
- CPU Read
 - Memory comes in early
 - Memory stays late
 - To ensure that CPU gets the data
- CPU Write
 - Memory comes in early
 - Memory quickly gets its job done
 - CPU stays a little bit late
 - To ensure that memory gets the data

11/16/2006

47

Figure 9-19 CPU reading data from memory.





Figure 9-20 CPU writing data to memory.



Example 9-1

- Using the information for a Motorola MC68HC11A given in Table 9-6 and the MCM 6064-12, 8K x 8 – bit SRAM given in Table 9-7, check to see if the 6064-12 can be used in a system with the MC68HC11A8. Assume the propagation delays are:
 - $t_{PADR} = 0$ (no address buffer),
 - $t_{PR} = 10$ ns, $t_{PW} = 0$, $t_{PL} = 10$ ns,
 - and $t_{PDEC} = 20$ ns.
- Solution:
 - Check read cycle times:
 - All the inequalities are met!
 - Check write cycle times:
 - All the inequalities are met!

9.7 Chapter Summary

- RAM and ROM
- EPROM and NVRAM
- Memory Timing Requirements
 - CPU read and write
 - Memory read and write
- Memory System Design