



FAMU-FSU College of Engineering

<http://www.cise.ufl.edu/~mpf>

Tutorial: Nanocomputing Technology Requirements

Dr. Michael P. Frank, Assistant Professor
Dept. of Electrical & Computer Eng.
FAMU-FSU College of Engineering

IASTED Int'l Conf. on Advances in Computer Science & Technology (ACST '04)
Tue., Nov. 23, 2004
St. Thomas, US Virgin Islands

Abstract

- As transistors approach the nanoscale, new physical concerns become dominant.
 - For example, thermal constraints become the primary performance limiter.
- In designing post-transistor nanodevices, we must study the requirements carefully.
 - Raw device speed and manufacturing cost used to be the primary concerns.
 - The focus of our optimization efforts must shift to explicitly include energy efficiency,
 - Can be shown to indirectly enable improved time and space efficiency, as integration increases.
- The traditional *irreversible* logic paradigm is limited in its energy efficiency.
 - Constantly discards information and the associated energy (dissipating it as heat)
 - The semiconductor industry will run up against energy dissipation limits very soon.
- But there is an alternative: Reversible Computing (a.k.a. "Green computing")
 - Based on transforming information in-place invertibly, rather than overwriting it.
 - Promises (despite overheads) to yield vastly more energy-efficient (and thus faster and more cost-efficient) computation than conventional techniques can ever possibly attain.
 - But, it eventually requires a substantial paradigm shift in computing at all levels,
 - From logic devices and architectures to programming languages and algorithms
- This tutorial reviews:
 - Physical issues that threaten to limit practical computer performance in the near future,
 - New paradigms such as reversible computing that are required to circumvent these limits.
 - We review the state of the art of reversible computing,
 - as well as the advances that can be expected to arrive in the near future.
 - We discuss the implications that reversible computing will have on computer technology.

1/21/2005 M. Frank, "Nanocomputing Technology Requirements" 2



General Requirements for any Bit-Device Technology

Whether “nano” or not...

- Must support reliable, synchronous digital information storage, logic, and communication between elements.
 - Although different device technologies could be used for each.
- The bit states, logic & storage transitions, and bit propagation dynamics must be physically well-defined.
 - There must be a clear and complete physical mechanism.
- The average manufacturing cost per element (device) must be competitive with contemporaneous solutions.
 - In the context of one or more marketable applications.
- The device’s performance must also be competitive.
 - Low-latency logic and storage, high B/W communication
- Power dissipation per element must also be competitive.
 - System power budget must fit within application requirements.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

3



Why Should Nanocomputing Be Any Different?

- Indeed, the old requirements all still remain important, but...
 - Power dissipation per unit of performance can't be improved very much further using conventional methods!
 - This is true for very fundamental physical reasons.
 - This fact threatens to halt our overall progress fairly soon.
- However, new design techniques will let us trade off system power against other characteristics, such as cost...
 - So, as long as devices continue to get cheaper, we can integrate more devices per system, and improve overall performance, while still leaving total system power dissipation flat (or decreasing).
- Interestingly, these new design techniques impose additional and non-trivial new requirements on device function.
 - Both physical and logical requirements!
 - Most nanotechnologists and device physicists are not yet familiar with these new requirements, but they need to be.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

4



The New Requirements, In a Nutshell



- The technology must offer devices for storage, logic, and communication that:
 - Support a mode of operation that is *physically reversible*, to a competitively great extent.
 - That is, only a competitively small fraction of signals' energy should be dissipated to heat, per logic/storage/communication event.
- Implies that the digital events supported in this mode of operation must be *logically reversible*.
 - They must transform the local digital state in an invertible, one-to-one fashion.
 - Or for nondeterministic events, one-to-one on average.
- This new constraint of logical reversibility doesn't rule out any applications,
 - But it can radically impact the system design
 - At many levels of abstraction, from devices to algorithms


1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

5





Moore's Law (Devices/IC)



1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

6





Important Energy Limits



- Near-term leakage-based limit for MOSFETs:
 - Might be ~5 aJ, roughly 10× lower than today.
 - 10× faster machines, ~4-8 years left on the clock
- Reliability-based limit on bit energies:
 - Roughly $100 kT \approx 400 \text{ zJ}$, ~100× below now.
 - 100× faster machines, ~8-15 years to go...
- Landauer bound on dissipation per bit erasure:
 - About $0.7 kT \approx 3 \text{ zJ}$, ~10,000× below today.
 - 10,000× faster machines, ~15-30 years left...
- No limit is known for reversible computing...
 - We need to investigate this alternative further!

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

9



FET Energy Limit



- A practical limit for all transistors based on the *field effect* principle.
 - It's probably not an absolutely unavoidable, fundamental limit.
 - However, it is probably the biggest barrier to further transistor scaling today.
- The limit arises from the following chain of considerations:
 - We require reduced energy dissipation per logic operation.
 - Want small $\frac{1}{2}CV^2$ logic node energy (normally dissipated when switching)
 - Want small node capacitance $C \rightarrow$ small transistor size (also for speed)
 - Need to lower switching voltage V , due to many factors:
 - Gate oxide breakdown, punch-through, also helps reduce CV^2 .
 - Reduced on-off ratio $R_{on/off} = I_{on}/I_{off} < e^{Vg/kT}$ (at room temperature)
 - Comes from Boltzmann (or Fermi-Dirac) distrib. of state occupancies near equil.
 - Independent of materials! (Carbon nanotubes, nanowires, molecules, etc.)
 - Increased off-state current I_{off} and power $I_{off}V$, given high-performance I_{on} .
 - Also, increased per-area leakage current due to gate oxide tunneling, etc.
 - Previous two both *increase* total per-device power consumption floor
 - Adds to total energy dissipated per logic gate, per clock cycle
- Eventually, the extra power dissipation from leakage overwhelms the power/performance reductions that we would gain by reducing CV^2 !
 - Beyond this point, further transistor scaling hurts us, rather than helping.
 - Transistor scaling then halts, for all practical purposes!

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

10



Mitigating MOSFET Limits



- Reduce the portion of the $\frac{1}{2}CV^2$ node energy that gets *dissipated* per event
 - Reversible computing with adiabatic circuits does this
- Reduce parasitic capacitances that contribute to logic node's overall C
 - via silicon-on-insulator (SOI) devices, low-k field dielectric materials, etc.
- Use high-k gate dielectric materials →
 - Allows gate dielectrics to be thicker for a given capacitance/area
 - Reduces tunneling leakage current though gate dielectric. Also:
 - Avoids gate oxide breakdown → allows higher V
 - indirectly helps reduce off-state conduction.
- Use multi-gate structures (FinFET, surround-gate, etc.) to
 - reduce subthreshold slope $s = V/(\log R_{\text{on/off}})$ to approach theoretical optimum,
 - $s = T/q = (kT/q \ln 10)/\text{decade} = 60 \text{ mV/decade}$
- Use multi-threshold devices & power-management architectures to turn off inactive devices to suppress leakage in unused portions of the chip
 - The remaining leakage in the active logic is still a big problem, however...
- Lower operating temperature to increase Vq/kT and thus I_{DS} on-off ratio?
 - But, may also lead to problems with carrier concentration, cooling costs, etc.
 - Conflicts with the high generalized temperature of high-frequency logic signals
- Consider devices using non-field-effect based switching principles:
 - Y-branch, quantum-dot, spintronic, superconducting, (electro)mechanical, etc.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

11



Reliability-Based Limit



- A limit on the energy of a logic signal (bit).
 - Although not necessarily on the energy *dissipated* by reversible ops.
- Applies to any mechanism for *storing* a bit whose operation is based on the *latching* principle, namely:
 - We have some physical entity whose state (e.g. its location) encodes a bit.
 - E.g., could be a packet of electrons, or a mechanical rod
 - If the bit is 1, the entity gets "pushed into" a particular state and held there by a potential energy difference (between there and not-there) of E .
 - The entity sits in there at thermal equilibrium with its environment.
 - A potential energy barrier is then raised in between the states, to "latch" the entity into place (if present).
 - A transistor is turned off, or a mechanical latching mechanism is locked down
- The Boltzmann distribution implies that $E > T \log N = kT \ln N$, in order for the probability of incorrect storage to be less than $1/N$.
 - For electrons (fermions), we must use the Fermi-Dirac distribution instead...
 - But this gives virtually identical results, for large N .
- When erasing a stored bit, typically we would dissipate the energy E .
 - However, this limit might be avoidable via special level-matching, quasi-adiabatic erasure mechanisms, or non-equilibrium bit storage mechanisms.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

12



Numerical Example



- **Example:** Reliability factor of $N=10^{27}$ (e.g., 1 error in a 10^9 gate processor running for ~3 years at 10 GHz)
 - The entropy associated with the per-op error probability is then:

$$\log 10^{27} = 27 \log 10 = 27 k_B \ln 10 \approx 62 k_B = 8.6 \times 10^{-22} \text{ J/K}$$
 - Heat that must be output to a room- T (300 K) environment:

$$k_B (300 \text{ K}) \ln 10^{27} = 2.6 \times 10^{-19} \text{ J (or 260 zJ, or 1.6 eV)}$$
 - Sounds small, but...
 - If each gate dumped this energy @ a frequency of 10 GHz,
 - the total power dissipated by an entire 10^9 -gate processor is 26 W.
 - Could have at most 4 such processors within a 100 W power budget!
 - Maximum performance: 4×10^{20} gate-cycles/sec.
 - or 4 PFLOPS, if processors require ~100,000 logic ops on average to carry out 1 standard (double-precision) floating-point op
 - a fairly typical figure for today's well-optimized floating-point units
 - Typical COTS microprocessors today have ~100× additional overhead,
 - Leading to 40 TFLOPS max performance if using these same architectures
 - » A 40-TFLOP supercomputer (e.g. Blue Gene/L) burns ~200 kW today
 - » Only 2,000× above the reliability-based limit!

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

13



Von Neumann / Landauer (VNL) bound for bit erasure




- The von Neumann-Landauer (VNL) lower bound for energy dissipation from bit erasure:
 - “Oblivious” erasure/overwriting of a known logical bit moves the information that the bit previously contained to the environment → That information becomes entropy.
 - Leads to fundamental limit of $kT \ln 2$ for oblivious erasure.
 - This particular limit could *only* possibly be avoidable through reversible computing.
 - Reversible computing “de-computes” unwanted bits, rather than obviously erasing them!
 - This enables the signal energy to be preserved for later re-use, rather than dissipated.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"


14



Reversible Computing

- A *reversible* digital logic operation is:
 - Any operation that performs an invertible (one-to-one) transformation of the device's local digital state space.
 - Or at least, of that subset of states that are actually used in a design.
- Landauer's principle only limits the energy dissipation of ordinary *irreversible* (many-to-one) logic operations.
 - Reversible logic operations could dissipate much less energy,
 - Since they can be implemented in a thermodynamically reversible way.
- In 1973, Charles Bennett (IBM Research) showed how any desired computation can in fact be performed using *only* reversible logic operations (with essentially no bit erasure).
 - This opened up the possibility of a vastly more energy-efficient alternative paradigm for digital computation.
- After 30 years of (sporadic) research, this idea is finally approaching the realm of practical implementability...
 - Making it happen is the goal of the RevComp project.

1/21/2005 M. Frank, "Nanocomputing Technology Requirements" 16



Adiabatic Circuits

- Reversible logic can be implemented today, using fairly ordinary voltage-coded CMOS VLSI circuits.
 - With a few changes to the logic-gate/circuit architecture.
- We avoid dissipating most of the circuit node energy when switching, by transferring charges in a nearly *adiabatic* (literally, "without flow of heat") fashion.
 - I.e., asymptotically thermodynamically reversible.*
 - In the limit, as various low-level technology parameters are scaled.
- There are many designs for purported "adiabatic" circuits in the literature, but most of them contain fatal design flaws and are not truly adiabatic.
 - Many past designers are unaware of (or accidentally failed to meet) all the requirements for true asymptotic thermodynamic reversibility.


1/21/2005
M. Frank, "Nanocomputing Technology Requirements"
18



Reversible &/or Adiabatic VLSI Chips Designed at MIT, 1996-1999



By Frank and other then-students in the MIT Reversible Computing group's, Pendulum project, under CS/AI lab members Tom Knight and Norm Margolus.



1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

19



Conventional Logic is Irreversible




Even a simple NOT gate, as it's traditionally implemented!

- Here's what all of today's logic gates (including NOT) do continually, i.e., every time their input changes:
 - They overwrite the previous output with a function of their input.
 - Performs many-to-one transformation of the local digital state!
 - Thus required to dissipate $\approx kT$ on average, by Landauer principle
 - In fact, incurs $\frac{1}{2}CV^2$ energy dissipation when the output changes.

Example:

Static CMOS Inverter:




Inverter transition table:

Just before transition:		After transition:	
in	out	in	out
0	0	0	1
0	1		
1	0	1	0
1	1		

1/21/2005


M. Frank, "Nanocomputing Technology Requirements"


20




Conventional vs. Adiabatic Charging

For charging a capacitive load C through a voltage swing V



- **Conventional charging:**
 - Constant voltage source:
 - Energy dissipated:


$$E_{\text{diss}} = \frac{1}{2} CV^2$$

- **Ideal adiabatic charging:**
 - Constant current source:
 - Energy dissipated:


$$E_{\text{diss}} = I^2 R t = \frac{Q^2 R}{t} = CV^2 \frac{RC}{t}$$

Note: Adiabatic beats conventional by advantage factor $A = t/2RC$.


1/21/2005
M. Frank, "Nanocomputing Technology Requirements"
21



Adiabatic Switching with MOSFETs



- Use a voltage ramp to approximate an ideal current source.
- Switch *conditionally*, if MOSFET gate voltage $V_g > V + V_T$ during ramp.
- Can discharge the load later using a similar ramp.
 - Either through the same path, or a different path.



$t \gg RC \Rightarrow E_{\text{diss}} \rightarrow CV^2 \frac{RC}{t}$

$t \ll RC \Rightarrow E_{\text{diss}} \rightarrow \frac{1}{2} CV^2$

Exact formula:

$$E_{\text{diss}} = s[1 + s(e^{-1/s} - 1)]CV^2$$

given *speed fraction*
 $s := RC/t$

1/21/2005
M. Frank, "Nanocomputing Technology Requirements" Abbas '96, Tzartzanis '98
22



Requirements for True Adiabatic Logic in Voltage-coded, FET-based circuits



- Avoid passing current through diodes.
 - Crossing the “diode drop” leads to irreducible dissipation.
- Follow a “dry switching” discipline (in the relay lingo):
 - Never turn on a transistor when $V_{DS} \neq 0$.
 - Never turn off a transistor when $I_{DS} \neq 0$.
- Together these rules imply:
 - The logic design must be logically reversible
 - There is no way to erase information under these rules!
 - Transitions must be driven by a quasi-trapezoidal waveform
 - It must be generated resonantly, with high Q
- Of course, leakage power must also be kept manageable.
 - Because of this, the optimal design point will not necessarily use the smallest devices that can ever be manufactured!
 - Since the smallest devices may have insoluble problems with leakage.

Important
but often
neglected!

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"


23



A Simple Reversible CMOS Latch



- Uses a single standard CMOS *transmission gate* (T-gate).
- Sequence of operation:
 - (0) input level initially tied to latch ‘contents’ (output);
 - (1) input changes gradually \rightarrow output follows closely;
 - (2) latch closes, charge is stored dynamically (node floats);
 - (3) afterwards, the input signal can be removed.




Before input:		Input arrived:		Input removed:	
in	out	in	out	in	out
0	0	0	0	0	0
		1	1	0	1

- Later, we can reversibly “unlatch” the data with an exactly time-reversed sequence of steps.

1/21/2005


M. Frank, "Nanocomputing Technology Requirements"



24





2LAL: 2-level Adiabatic Logic

A pipelined fully-adiabatic logic invented at UF (Spring 2000), implementable using ordinary CMOS transistors.




- Use simplified T-gate symbol: 
- Basic buffer element:
 - cross-coupled T-gates: 
 - need 8 transistors to buffer 1 dual-rail signal
 - (implicit dual-rail encoding everywhere)
- Only 4 timing signals ϕ_{0-3} are needed. Only 4 ticks per cycle:
 - ϕ_i rises during ticks $t \equiv i \pmod{4}$
 - ϕ_i falls during ticks $t \equiv i+2 \pmod{4}$


Animation: 




1/21/2005
M. Frank, "Nanocomputing Technology Requirements"
25





2LAL Shift Register Structure




- 1-tick delay per logic stage:

Animation: 



- Logic pulse timing and signal propagation:




1/21/2005
M. Frank, "Nanocomputing Technology Requirements"
26




More Complex Logic Functions



- Non-inverting multi-input Boolean functions:




AND gate
(plus delayed A)




OR gate
- One way to do inverting functions in pipelined logic is to use a quad-rail logic encoding:
 - To invert, just swap the rails!
 - Zero-transistor "inverters."


$A = 0$







$A = 1$



1/21/2005
M. Frank, "Nanocomputing Technology Requirements"
27









The Power Supply Problem



- In adiabatics, the factor of reduction in energy dissipated per switching event is limited to (at most) the Q factor of the clock/power supply.

$$Q_{\text{overall}} = (Q_{\text{logic}}^{-1} + Q_{\text{supply}}^{-1})^{-1}$$

- Electronic resonator designs typically have low Q factors, due to considerations such as:
 - Energy overhead of switching a clamping power MOSFET to limit the voltage swing of a sinusoidal LC oscillator.
 - Low coil count and parasitic substrate coupling in typical integrated inductors.
 - Unfavorable scaling of inductor Q with frequency.
- One potential solution that we are presently exploring:
 - Use electromechanical (MEMS) resonators instead!

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"


33



MEMS (& NEMS) Resonators




- State of the art of technology demonstrated in lab:
 - Frequencies up to the 100s of MHz, even GHz
 - Q's >10,000 in vacuum, several thousand even in air!
- An important emerging technology being explored for use in RF filters, etc., in communications SoCs, e.g. for cellphones.



1/21/2005


M. Frank, "Nanocomputing Technology Requirements"

34






PATENT PENDING



Original Concept




- Imagine a set of charged plates whose horizontal position oscillates between two sets of interdigitated fixed plates.
 - Structure forms a variable capacitor and voltage divider with the load.
- Capacitance changes substantially only when crossing border.
 - Produces nearly flat-topped (quasi-trapezoidal) output waveforms.
 - The two output signals have opposite phases (2 of the 4 ϕ 's in 2LAL)










One Potential Scaling Scenario for Reversible Computing Technology

- Assume *energy coefficient* (energy diss. / freq.) of reversible technology continues declining at historical rate of $16\times$ / 3 years, through 2020.
 - For adiabatic CMOS, $c_E = CV^2RC = C^2V^2R$.
 - This has been going as $\sim \ell^4$ under constant-field scaling.
 - But, requires new devices after CMOS scaling stops.
 - However, many candidates are waiting in the wings...
- Assume number of affordable *layers* of active circuitry per chip (or per package, e.g., stacked dies) doubles every 3 years, through 2020.
 - Competitive pressures will tend to ensure this will happen, especially if device-size scaling stops, as we already assumed.

1/21/2005 M. Frank, "Nanocomputing Technology Requirements" 42



Is Reversible Computing Really Possible?

- This is a worthwhile question to ask, if:
 - By “computing” we mean:
 - scalable, parallel, general-purpose programmable digital computation.
 - By “reversible computing,” we mean:
 - Doing it with $\ll E$ energy dissipation per equivalent irreversible logic operation (or storage/communication event),
 - where E is the typical minimum logic signal energy
 - And if by “Is it possible?” we mean:
 - Could cost-effective reversible machines be economically manufactured within a reasonable timeframe (20-30 years),
 - Given a sufficient near-term investment in the enabling basic research?

1/21/2005 M. Frank, "Nanocomputing Technology Requirements" 44



Status of this Question

- The absolutely most honest scientific answer is:
 - No absolutely confident, definite answer to this question (yes or no) can be given at present.
- Reversible computing hasn't yet been rigorously proven to be possible.
 - For that, we would need a validated empirical demonstration of it (on top of a demonstrated manufacturing base), or at least a convincingly very complete and clearly buildable physical model.
 - Demonstrations have been built, but not competitive ones.
 - Physical models have been described, but all are incomplete.
- However, RC has never been proven impossible either.
 - Doing so would require a rigorous proof from consensus physics that somehow addresses all physically possible mechanisms.
 - Various supposed "impossibility" arguments have been offered, but all of them have been riddled with holes and logical fallacies.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

45



Some Important Next Steps

- Construct a complete quantum mechanical model of a set of high-quality building blocks for reversible computers.
 - Some requirements for these devices:
 - Include a universal set of reversible and irreversible logic ops
 - Extremely low energy coefficient (high Q factor at high frequency)
 - Self-contained (time-independent Hamiltonian, no external drivers)
 - Scalably composable (in 2D and 3D interconnected networks of devices)
 - High reliability (low prob. of soft errors in typical operating environments)
 - Self-synchronizing, at least locally (asynchronous OK between large blocks)
 - Physically realizable Hamiltonian (local, and composable from available physical interactions)
- Run detailed and complete physical simulations of complex digital applications composed of the above building blocks.
 - Validate that unforeseen problems do not arise at higher design levels.
- Show how to implement these building blocks in an economically viable (cost-effective) manufacturing process.
 - Show that the resulting systems would operate in a cost-effective fashion, competitively against conventional designs.
- Migrate supporting tools for new & legacy languages & applications to the new mostly-reversible architectural platforms.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

46



The Ideal Digital Device?



- Has well-defined, well-separated physical states.
 - Suitable for representing bits.
- Active circuits are *not* in an equilibrium state or quasi-static regime!
 - System evolves forward through configuration space under its own generalized momentum.
- Active particles in compute mechanism are very “hot” (generalized temperature)
 - So that they transition between subsequent distinct states very quickly
- Active particles are very well-isolated from surrounding structure/environment.
 - Energy is kept contained within the system, & recirculated with high efficiency.
- There are available “stationary bits” that remain stable in the long term
 - with low static power consumption – nonvolatile storage
- Fast communications is available via high-speed “flying bits”
 - E.g., electronic or photonic pulses, w. signal energy confined to predetermined waveguides.
- There should be efficient interconversion between stationary & flying bits.
 - Signal energy nearly all recovered upon transmitting, or catching and storing, a flying bit
- Interactions should be available that perform a universal set of classical ops
 - With as much gain as needed to replenish signal losses
- Should offer state transitions that are totally logically reversible
 - And that are implemented via high-Q ballistic, adiabatic physical transformations.
 - For avoiding the von Neumann - Landauer bound.
- Self-contained: No outside control signals need to be provided.
 - Time-independent Hamiltonian, (nearly) closed system apart from desired I/O, & power/cooling.
- To do scalable quantum computing also: A complete quantum gate set should be available, and state retains quantum phase coherence for many cycles.
 - Allows fault-tolerant quantum error-correction techniques to be applied.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

47



Conclusion



- Reversible computing is apparently possible...
 - As far as our best knowledge of fundamental physics can tell us at the moment.
- It is absolutely necessary...
 - To prevent computer performance from stalling within the next 1-3 decades.
- It is technologically challenging...
 - A number of research & engineering problems remain to be solved in order to implement it efficiently...
- We need to aggressively push to solve the remaining problems!
 - In order for reversible computing to be available in time to help us achieve extreme nanocomputing efficiency within the scope of our careers.

1/21/2005

M. Frank, "Nanocomputing Technology Requirements"

48



Announcing: The 1st International Workshop on Reversible Computing

a Key Challenge for 21st-century computing



- Website: <http://www.eng.fsu.edu/~mpf/CF05/RC05.htm>
- Workshop is to be held as part of the ACM-sponsored *Computing Frontiers* conference (CF'05)
 - To be held in Ischia, Italy, May 4-6, 2005
- Goals of the workshop:
 - Assemble the top researchers in reversible computing
 - Many have already signed up to give talks.
 - Review recent technological progress in the implementation of reversible logic devices
 - Including supercomputing, quantum-dot, and other approaches.
 - Discuss outstanding research problems and challenges for the future of the field.
 - Reach a consensus regarding how to tackle these challenges.